### 0800CST203122003

Reg No.:\_\_\_

Name:

# APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY

B.Tech Degree S3 (S,FE) (FT/WP) (S1 PT) Examination May 2025 (2019 Scheme) JRU

## Course Code: CST203

#### Course Name: Logic System Design

Max. Marks: 100

Duration: 3 Hours

Pages: 2

	PART A Answer all questions. Each question carries 3 marks	Marks
1	Perform the following operations as indicted:	
	a) $(614)_8 - (10000)_8$ using 8's complement method	(1.5)
	b) $(614)_8 - (10000)_8$ using 7's complement method	(1.5)
2	Perform the following operations as indicated:	
	a) Find the reflected code equivalent to $(496)_{10}$	(1)
	b) Find the r's and $(r-1)$ 's complement of $(18C)_{16}$	(2)
3	Prove that $(B+D)(D+C)(A+D) = D+ABC$ using laws of boolean algebra	(3)
1	If $F = \Sigma m(1,4,5,7)$ , find the minimized POS using k-map	(3)
5	Design a 3 bit parallel adder. Show its working with an example.	(3)
5	Realize the function $F=\Sigma m(1,3,5,6)$ using 4x1 MUX	(3)
7	Draw the logic circuit of clocked SR flip flop and derive its truth table, characteristic table, characteristic equation and excitation table.	(3)
5	Explain triggering of Flip-flops.	(3)
,	format.	(3)
0	Implement a minimized PLA of the following multiple output boolean function:	(3)
	F1(A,B,C,D) = $\Sigma m(2,4,5,6,7,10,14,15)$ F2(A,B,C,D) = $\Sigma m(4,5,9,11,15)$ PART B	
	Answer any one full question from each module. Each question carries 14 marks	
	Module 1	
1	<ul> <li>a) Perform subtraction using r's complement and (r-1)'s complement method <ol> <li>(1001010)<sub>2</sub> - (1010)<sub>2</sub></li> <li>(321)<sub>4</sub> - (122)<sub>4</sub></li> </ol> </li> <li>b) Perform BCD addition of (2A6)<sub>16</sub> and (5CF)<sub>16</sub></li> </ul>	(5) (5)
2	a) Describe the different schemes for representing negative numbers in binary	(4)
	with examples.	(4.5)

# 0800CST203122003

	b) Perform the operations as indicated:	
	i) Convert (89.625) <sub>10</sub> to equivalent binary, octal and hexadecimal number	(4.5)
	ii) Subtract (8E4B) <sub>16</sub> from (B74E) <sub>16</sub> using 15's complement and 16's	(5)
	complement method.	(3)
	Module 2	
13	a) Find the minimized SOP and POS for the following functions using k-map:	(10)
	i) $F1 = \Sigma m(1,2,5,8,12,13,15) + d(3,9,10)$	
	ii) F2= $\Pi_{M}(2,8,9,12,14).d(1,4,6,7,11)$	
	Here d defines don't care.	(1)
	b) Apply DeMorgan's theorem to the following expressions:	(4)
	i) (AB' + C'D + EF)'	
	ii) $(A'B (C + D') + E)'$	
14	a) Implement the expression using NAND gates only:	(6)
	(AB)' ( C ( (DE)' + (AB)') + BCE )	
	b) Convert the given functions into canonical SOP and POS	(1)
	i) $f(a,b,c) = ac'+ab'c+ab'c'$	(4)
	ii) $f(a,b,c) = (a+c)(a+c')(a'+b+c)$	(.)
	Module 3	
15	a) Design and implement a full adder combinational circuit. Also implement the	(10)
	full adder using two half adders.	
	b) Draw a logic circuit for magnitude comparison of two 2-bit binary numbers.	(4)
16	a) Design and implement a 4-bit odd parity checker, considering the receiver	(7)
	receives the 4-bits as x, y, z and p. Where p is the parity bit generated at	(,)
	sender side.	
	b) Design and implement a BCD adder.	(7)
	Module 4	
17	a)Design and implement a 3-bit synchronous LIP counter using T flin-flon	(7)
17	Show the logic circuit and timing sequences	(7)
	b)Design and implement a 3-bit asynchronous DOWN counter using T flin-flon	
	Show the logic circuit and timing sequences	(7)
18	Design and implement an asynchronous decade counter using JK flip-flop.	(14)
	Explain the operations with timing diagram.	()
	Module 5	
10	Draw and explain the flow chart for addition and subtraction of binary floating	(14)
17	Draw and explain the now chart for addition and subtraction of binary hoating	(14)
	point numbers.	
20	a) Implement a 4-bit bidirectional shift register with parallel load.	(10)
	b) Find the decimal equivalent of given floating point number expressed in IEEE	
	754 single precision format: (11000001111101100000000000000000)	(4)
	to the provision to that (the constitution to be be been been been been been been be	(1)

\*\*\*