## 1200ECT304052303

Reg No.:	Name:	>	I
	APJ ABDUL KALAM TECHNOLOGICAL UNIVER	TIZE	Y

B.Tech Degree S6 (R,S) / (WP), S4 (PT) Exam April 2025 (2019 Scheme)

Course Code: ECT304 Course Name: VLSI CIRCUIT DESIGN

Max. Marks: 100 **Duration: 3 Hours** 

## PART A Answer all questions, each carries 3 marks. Marks 1 List advantages of SoC. (3) 2 Explain the significance of power considerations in VLSI. (3) 3 Differentiate transmission characteristics of NMOS and PMOS transistors? (3) 4 Realize XOR gate using CMOS logic. (3) 5 List the advantages of dynamic logic circuits over static logic circuits. (3) 6 Explain NP logic. (3) 7 Mention the worst-case delay associated with Carry-Bypass adder, Linear Carry-(3) Select adder, Square- root carry select adder. 8 Draw basic block diagram of 16 bit carry bypass adder. (3) 9 Compare dry and wet oxidation. (3) 10 Differentiate dry and wet etching process. (3) PART B Answer one full question from each module, each carries 14 marks. Module I With neat diagram explain the design flow of ASIC. 11 a) (10)b) Compare 3 types of Gate array based ASICs. (4) OR 12 a) What is FPGA? Draw and explain internal architecture of FPGA. List out its (8) applications. b) Describe steps involved in physical design of an integrated circuit. (6) Module II 13 a) Derive expression for the switching threshold of a CMOS inverter. (8) Explain transmission gate logic. Design a 4x1 multiplexer using transmission gate. (6)

OR

## 1200ECT304052303

14 a) Draw and explain voltage transfer characteristics (VTC) of CMOS inverter and (7)describe concept of voltage noise margin in CMOS inverter. b) Derive expression for total power dissipation in CMOS inverter. (7) Module III Design six transistor SRAM cell and explain read and write operations of SRAM 15 (8) cell. b) Explain the basic principle of operation in domino logic. (6) OR 16 a) Illustrate CMOS implementation of a NOR based ROM array to store 4 words of (7) 4 bits each. b) Draw the circuit diagram of one transistor DRAM cell and explain its read and (7) write operations. Also compare one transistor DRAM with three transistor DRAM. Module IV Design a full adder circuit with CMOS logic using minimum number of (10)17 a) transistors. With necessary diagram explain the principle of operation of an array multiplier. (4) OR 18 a) With block diagram explain a 16-bit linear carry select adder and calculate worst-(8) case delay the circuit. b) Explain propagate, delete and generate signal. Mention its significance in adder (6) circuits. Module V 19 a) With necessary diagrams explain production of single crystalline silicon growth (8) by Czochralzki process. b) Describe iron implantation technique in fabrication process. (6) What is photolithography? With diagram illustrate the steps involved in (8) 20 a) photolithographic process. b) Explain the role of stick diagram in VLSI design. Draw stick diagram for two (6)input NOR gate.