#### 08000RAT205122302

Reg No.:\_\_\_\_

Name:



## APJ ABDUL KAŁAM TECHNOLOGICAL UNIVERSI

B.Tech Degree S3 (R,S) Examination November 2024 (2019 Scheric)

#### **Course Code: RAT205**

## **Course Name: DIGITAL ELECTRONICS**

Max. Marks: 100

**Duration: 3 Hours** 

## PART A

	Answer all questions. Each question carries 3 marks	Marks
1	Convert the hexadecimal number (2C)16 into binary and octal	(3)
2	Write a short note on ASCII code	(3)
3	Implement NOT gate and AND gate using NAND gate only	(3)
4	Explain De morgans theorem	(3)
5	List the application of shift register	(3)
6	Differentiate between asynchronous and synchronous counter	(3)
7	Explain the term accuracy and resolution for D/A converter	(3)
8	Draw the basic connection diagram for DAC-08	(3)
9	Compare flash SSD memory and SRAM	(3)
10	Design an AND gate using verilog code	(3)

### PART B

Answer any one full question from each module. Each question carries 14 marks

Module 1

11	a	Add the following numbers using the 2's complement method.	•	(7)
		(i) +18 and -27 (ii) +54 and -19		
	b	Explain the working of a typical CMOS NAND gate with necessary diagram		(7)
12	a	Which are the basic gates? Explain the working of each basic gates using truth	ı	(7)

- table?
- b Convert the decimal number (82.025)10 to binary, hexadecimal and Excess-3 (7) Code?

# 08000RAT205122302

# Module 2

13	a	Explain the working of three bit Carry Look ahead adder with the help of	(7)
		diagram?	
	b	Simplify the Boolean expression $F(A,B,C,D) = \sum m(1, 3, 5, 7, 8, 9, 11, 13, 15)$	(7)
14	a	using K map? Explain the working of an decoder that decodes BCD to decimal digits with necessary equations, table and diagram?	(7)
	b	Explain the working of full subtractor with truth table and circuit diagram?	(7)
		Module 3	
15	a	Explain the working of a D Flip flop with necessary diagrams, state and	(7)
		excitation table?	
	b	Convert a JK Flip flop into a SR Flip flop	(7)
16	a	Design a 4 bit asynchronous down counter with circuit and timing diagram	(7)
	b	Draw the timing and circuit diagram of SISO 4-bit register for the data input	(7)
		1010. The register initially contains all 1s.	
		Module 4	
17	a	Explain the working of a 6-bit Ring Counter with circuit and timing Diagram	(7)
	Ь	Explain the working of R-2R ladder type D to A converter.	(7)
18	้ล	Design a 4 bit synchronous binary up counter with circuit and timing Diagram?	(7)
10	b	Explain the working of successive approximation type A/D converter	(7)
		Module 5	
10	) a	Explain the working of PROMs and EPROMs.	(7)
	b	Write the Verilog code for a half adder	(7)
20	) ล	Explain the architecture of FPGA.	(7)
21	h	Write the Verilog code for $S = \sum m (1,2,5,7)$	(7)
	0	****	

.

C.