Reg No.:\_

Name:

**APJ ABDUL KALAM TECHNOLOGICAL UNIVERS** 

B.Tech Degree S6 (S, FE) / S4 (PT) (S,FE) Examination May 2024 (2015) Scheme

# Course Code: EC304 Course Name: VLSI

PART A

Max. Marks: 100

#### **Duration: 3 Hours**

Marks

G.

Pages:

# Answer any two full questions, each carries 15 marks

- a) Explain the techniques used for growing single crystal Silicon from (8) polycrystalline silicon.
  - b) Apply Deal Grove model to find the thickness of the oxide deposited after a time (7)
    't' of oxidation.
- 2 a) Explain the various stopping mechanisms during ion implantation. What is the (8) dominant ion stopping mechanism for a) heavy ions b) high energy ions? Discuss the reason.
  - b) With necessary steps, explain the process of transferring a pattern from a mask to (7) a wafer with positive photo resist.
- 3 a) With a neat diagram explain the Molecular Beam Epitaxy technique. (6)
  - b) With neat diagrams, discuss the steps involved in the fabrication of bipolar (9) junction transistors.

### PART B

### Answer any two full questions, each carries 15 marks

4	a)	Explain the operation of CMOS inverters with its voltage transfer characteristics.	(9)
	۴	Find the switching threshold and also $V_{IH}$ .	
	b)	Determine t <sub>pHL</sub> and t <sub>pLH</sub> of CMOS inverters.	(6)
		Find the values of W/L ratio of PMOS to make the $t_{pHL}=t_{pLH}$	
5	a)	Draw a) circuit diagram b) stick diagram c) layout of 2 input NAND gate.	(10)
	b)	Implement $Y = \overline{A + B(C + DE)}$ using static CMOS logic.	(5)

6 a) Implement an XOR gate using pass transistor logic. What is the limitation of the (10) circuit? How can it be eliminated using transmission gate logic? Also implement XOR function using transmission gate logic.

#### 03000EC304052006

b) Find the logical effort of a 3 input NAND gate having the same propagation (5) delay as that of a simple CMOS inverter.

### PART C

# Answer any two full questions, each carries 20 marks

- 7 a) Explain how read and write operations are performed in a 3 Transistor DRAM (10) cell.
  - b) Explain the working of a differential voltage sensing amplifier, How does it (10) improve the working of a SRAM cell?
- 8 a) Explain working principle of a 20 bit adder built using 4 bit carry bypass adder (10) blocks. Find the worst case propagation delay of the circuit
  - b) Design a MOS 4x4 NAND ROM to store 1100,0110,0111,0011. Explain its (10) working.
- 9 a) With a circuit, explain the working of a mirror adder. Discuss its features which (10) make it a good alternative to conventional static CMOS inverter.
  - b) Explain the working of 4X4 array multiplier. Mark the worst case propagation (10) delay paths in the block diagram.