#### 02000EC206052005

D 11	<b>x</b>			SUR EDUCATION	
Reg No.:	7,00	Name:		S/ \ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	1-1
	APJ ABDUL KALĄM TEC	HNOLOGICAL UNI	VERSITY 3	CON	TA PA
	Fourth Semester B.Tech Degree (S,FI	E) Examination June 20	022 (20 <b>) 5</b> sah	ome)	W.
			1/2/	The state of the s	13/
			Med.	GREEK!	* //
				HURUTH	4

## Course Code: EC206

**Course Name: COMPUTER ORGANISATION (EC)** 

Max. Marks: 100 Duration: 3 Hours

#### PART A Answer any two full questions, each carries 15 marks Marks 1 a) Design a 16 bit carry look ahead(CLA) adder using 4 bit CLA block. Explain the (9) CLA working with necessary diagrams and delay equations. Explain the terms Register set and Memory of MIPS Processor (6) Explain the working of a N bit ALU to perform addition, subtraction, AND and (9)OR operation using a neat diagram. b) Write short note about floating point number systems and IEEE 754 standard. (6)3 Explain about MIPS instruction formats R, I and J-type with examples. (9) a) Translate the following MIPS instruction to machine language format. Registers (6)\$s0 to \$s7 are represented by numbers 16<sub>10</sub> to 23<sub>10</sub>.Opcode values are 0<sub>10</sub> for both add and sub instructions. Function values are 32 for add and 34 for sub instructions.

(i) add \$s0,\$s1,\$s2

(ii) sub \$s4,\$s5,\$s0

#### PART B

### Answer any two full questions, each carries 15 marks

4 ,	a)	Explain the MIPS addressing modes with examples.	(10)
	b)	Using a neat sketch explain MIPS memory map.	(5)
5	a)	Discuss in detail about different types of exceptions and pseudo instructions.	(8)
	b)	Explain the state elements of MIPS processor.	(7)
6	a)	Draw and explain the datapath and control path of single cycle MIPS processor	(10)
		using a R type instruction.	
	b)	Explain the weaknesses of single cycle processor. How multi cycle processor	(5)
		address these weaknesses.	

# 02000EC206052005

1		PART C	
, in .		Answer any two full questions, each carries 20 marks	
7	a)	Differentiate program controlled I/O and interrupt controlled I/O.	(0)
	b)	Briefly explain Direct memory access (DMA).	(8)
	c)	Write short notes on ROM and EPROM.	(6)
8	a)	Describe the read and write operations of SRAM and DRAM cell.	(6)
	b)	Explain Segmentation of Virtual Memory.	(10
	c)	Explain the replacement algorithms used in Cache memory	(5)
9	a)	Discuss the direct mapping method of Cache memory.	(5)
	b)	Explain the address translation process using page table.	(7)
	c)	Explain the various write protocols used in cache memory.	(8)
		reaction asca in cache memory.	(5)