### 08000CS203122002



**Duration: 3 Hours** 

Marks

Reg No.:

Name:

APJ ABDUL KÅLAM TECHNOLOGICAL UNIVERSITY

Third Semester B.Tech Degree (S,FE) Examination January 2022 (2015 Scheme)

#### **Course Code: CS203**

#### **Course Name: SWITCHING THEORY AND LOGIC DESIGN**

Max. Marks: 100

## PART A Answer all questions, each carries 3 marks.

- 1 Convert the following numbers from the given base to the bases indicated (3)
  - a)  $(153.87)_{10}$  to Hexadecimal
  - b)  $(127)_8$  to Decimal
  - c)  $(11101.1001)_2$  to Octal

2	Differentiate digital systems and analogue systems.	(3)

- 3 Represent +51 and -51 in 1's complement and 2's complement form (3)
- 4 Convert the following expression into sum of product and product of sum (3) (AB + C) (B + C'D)

#### PART B

### Answer any two full questions, each carries 9 marks.

- a) Represent the number 85.125 using the double-precision floating point format (5) IEEE-754 standard.
  - b) Find Subtraction of 1B06 and 77C using 15's complement method (4)
  - Simplify the following expressions using K-Map, and implement it with two- (9) level NAND gate circuits:

AB' + ABD + ABD' + A'C'D' + A'BC'

Use tabulation method to identify the simplified Boolean expression for the (9) function,  $F(A,B,C,D) = \sum m (0,1,2,3,5,7,8,10,12,13,15)$ 

# PART C

#### Answer all questions, each carries 3 marks.

8	Give the design and circuit for a half adder	(3)
9	Implement the function $F(A, B, C, D) = \sum (0, 1, 3, 5, 7, 10, 12, 13)$ using a 4 X 1	(3)
	multiplexer	

10 Differentiate combinational and sequential circuits.

#### Page 1 of 2

6

7

# 08000CS203122002

	П		Draw the schematic diagram of a 3-bit parallel adder. What is the drawback of this circuit?	(3)
			PART D	
	12		Answer any two full questions, each carries 9 marks. Explain how clocked sequential circuits can be designed with state equations	$\langle 0 \rangle$
			using an example	(9)
	13	a)	Design and implement full subtractor by using only NAND gates.	(5)
1. N.		b)	Design a 2-bit magnitude comparator.	(4)
1	14	a)	Explain clocked sequential circuits with an example.	(4)
		b)	Draw and explain the logic circuit of 4-bit full adder with look ahead carry.	(5)
			PART E	
	15		Answer any four full questions, each carries 10 marks. Design a Modulo 9 Synchronous counter using T FFs	(10)
	16		With neat timing diagram and sequence table explain the working of 4bit	(10)
			Johnson Counter using JK Flip flops.	
	17		Using the circuit diagrams explain types of shift registers	(10)
	18	a)•	Give any 2 applications of ROM	(3)
		b)	Explain static RAM and Dynamic RAM	(4)
		c)	Write a note on error detection and correction.	(3)
	19		Implement the following Boolean functions using a $3 \times 4 \times 2$ PLA	(10)
			$F_1(A, B, C) = (3, 5, 6, 7)$ and	
			$F_2$ (A, B, C) = (0, 2, 4, 7).	
1	20		Write an HDL code for a half adder	(10)
			****	

3

1

!

.