## FOURTH SEMESTER B.TECH. (ENGINEERING) DEGREE **JUNE 2007**

## EC 04 403—DIGITAL ELECTRONICS

20 00 20

(2004 admissions)

Time : Three Hours

## Answer all questions.

- I. (a) Name the universal logic gates. Construct an Ex-OR gate using only NAND gates.
  - (b) Write short notes on ASC11 code.
  - (c) Draw the TTL gate with totem-pole output.
  - (d) Write the concept of ring counter.
  - (e) What is meant by race condition?
  - (f) Draw the basic blocks of ASM chart.
  - (g) Write the significance of Hazard.
  - (h) What is meant by "edge triggering"? Explain.
- II. (a) Simplify the Boolean function F together with the don't care conditions d in sum of products and product of sums :

 $F(A, B, C, D) = \sum (3, 4, 13, 15)$ 

d (A, B, C, D) =  $\sum (1, 2, 5, 6, 8, 10, 12, 14)$ 

(15 marks)

 $(8 \times 5 = 40 \text{ marks})$ 

Maximum: 100 Marks

- (b) Explain fixed point and floating point representation with examples. (15 marks)III. (a) Draw the circuit of ECL and explain. (15 marks)
  - (b) Explain the basic principle of  $4 \times 1 = 4$  multiplexer with a neat logic diagram. (15 marks)
- IV. (a) Design a digital system with three 4-bit registers, A, B and C to perform the following operations :-(i) Transfer two binary numbers to A and B when a start signal is enabled.
  - (ii) If A > B, shift left the contents of A and transfer the result to register C.

  - (iii) If A < B, shift right the contents of B and transfer the result to register C.

0.

(iv) If A = B, transfer the number to register C unchanged.

		۱
 10	marize	l
 LU.	marks	,

(b)	Explain Mealy and Moore state models with examples.	(15 marks)
V. (a)	Discuss the state reduction in asynchronous sequential circuits.	(15 marks)

(b) Discuss the state assignment using additional state variables.

(15 marks)  $[4 \times 15 = 60 \text{ marks}]$