Reg No.: Name: APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY SIXTH SEMESTER B.TECH DEGREE EXAMINATION(S), DECEMBER 2019 Course Code: EC304 Course Name: VLSI Max. Marks: 100 **Duration: 3 Hours** PART A Answer any two full questions, each carries 15 marks Marks With a neat sketch, explain the process of ion implantation for IC fabrication. 1 a) (8) b) Draw schematic and explain any two CVD processes. (7) 2 a) With the help of neat diagram explain crystal growth in Czochralski process. (7) b) Define photolithography and discuss various steps involved in photolithographic (8)process. (5) A Si sample is covered with $0.25\mu m$ thick SiO_2 layer. Find the time required to a) grow an additional 0.2 μ m thick SiO_2 at 1200 \square by dry oxidation. For dry oxidation at 1200 \Box B = 0.045 μ m, B/A = 1.120 μ m/hr, τ = 0.027 Solve Fick's law for pre deposition diffusion. (3) List various methods of resistor fabrication. (7) PART B Answer any two full questions, each carries 15 marks 4 The VTC of an inverter is given in Figure 1. (4) a) Slope = -1 $\beta_n/\beta_n = 1$ 2.5V Slope 0.5V 4.5V Figure 1. Define the terms Noise Margin Low and Noise Margin High. Calculate their numerical values. (3) b) Calculate drain current for the region marked X in Figure 1. Given $V_{tn} = |V_{tp}| =$ 0.5V and $\beta_n = 1mA/V^2$. Draw the circuit of NMOS pass transistor logic. Discuss its output characteristics (8) and comment on the drawbacks. For a two input CMOS NOR gate, draw (10)a)

i.

ii.

Circuit diagram

Stick diagram

		iii.	Layout	
	b)	Implement the logic function $(AB + C(A+D))'$ using CMOS logic.		(5)
6 a)		Draw the switching characteristics of CMOS inverter and discuss the terms associated with it.		(6)
	b)	i.	ze an XOR gate using CMOS logic	(9)
		11.	NMOS pass transistor logic	
		iii.	Transmission gate logic	
PART C				
_		Answer any two full questions, each carries 20 marks		
7	a)	Draw the circuit diagram of a 6T CMOS SRAM cell. Briefly explain the read and write operations by drawing simplified models.		(10)
	b)	Implement a full all		(10)
8	a)	Draw and explain the internal architecture of an FPGA. List four applications of FPGA.		
	b)	With b	block diagrams, illustrate the behaviour of linear carry select adder and root carry select adder.	(10)
9	a)	How d	oes a sensing amplifier contribute to the operation of an SRAM? With a diagram, explain how differential sensing is applied to an SRAM memory	(10)
	b)	Show t	the conversion of a ripple carry adder into a carry bypass adder. Draw the diagram of a 16 bit carry bypass adder and show the worst-case delay path.	(10)