APJ ABDUL KALAM TECHNOLOGICAL UNIVERSIT

08 PALAKKAD CLUSTER

Q. P. Code: 3BC171

(Pages: 3)

Reg. No. *

THIRD SEMESTER M.TECH. DEGREE EXAMINATION Decem

Branch: Computer Science

Specialization: Computer Science and

er Science and Entillering

08CS7021(C) ADVANCED ARCHITECTURE

Time:3 hours

Max.marks: 60

Answer all six questions.

Modules 1 to 6: Part 'a' of each question is compulsory and answer either part 'b' or part 'c' of each question.

Q.no.	Module 1								
1.a	Explain hardwired control unit and its operation in the case of ADD instruction.								
	Answer b or c								
b	b Develop the micro code for LOAD instruction (TWO bus architecture).								
c	Design a concrete RTN and control signals for the LOAD instruction in a single bus, two bus three bus SRC micro architecture and compare their performance assuming 10% overhead in the latter two architectures. Also draw diagrams for these three architectures.								
Q.no.	Module 2								
2.a	(i) Explain the advantages of multi level cache organisation?								
	(ii) Compare split cache and unified cache								
	Answer b or c								
b	Explain write invalidate and write update caches . Give examples to explain the operation of these caches	6							
c	What is cache coherence? What are the typical states of a cache line in implementing cache coherence? Explain any one model.	6							
Q.no.	Module 3	Marks							
3a	Give examples for the following and justify your answer.	3							
	a. Data dependence b. Name dependence c. Control dependence								

Answer b or c

The following instructions are executed using Tomasulos Algorithm. Explain the implementation of Tomasulos Algorithm and show the instruction status, reservation station and register result status at clock no 10. Assume, 3 Add R S units, 3 Load R S units and 2 Mult R S units are available.

Load/Sore takes 2 cycles, ADD takes 2 clock cycles, MULT takes 6

clock cycles and DIV takes 10 clock cycles for execution

L.D F6, 34(R2)

L.D F2, 45(R3)

DIV.D F6, F6, F2

ADD.D F10, F4, F6.

MUL.D F8, F4, F2

SUB.D F4, F6, F2

The following program segment is executed using Thomasulos algorithm with Reorder buffer(ROB), with two adders, two load/store unit and two Mul/Div units. With the help of suitable diagrams discuss the advantages of using ROB. Show how ROB is updated...

6

LD F0, 10(R2)

ADDD F10,F4,F0

MULD F2,F10,F6

BNE F0, 0, L

ADDD F0,F4,F6

ST F4, 0(R3)

Q.no.	Module 4								
4.a	What are homogeneous and heterogeneous cores?								
	Answer b or c								
b	Discuss the design choices available for multi core chips.								
c	Explain a typical multi core architecture with advanced pipelining and memory system components.								
Q.no.	Module 5	Marks							
5.a	Explain various possibilities of multithreading in a multi core processor.								
Answer b or c									
b	 (i) Explain Simultaneous multi threading (ii) Discuss the trade off between coarse grained and fine grained computations 	8							
c	(i) What is load balancing?(ii) What are the limitations of multi threading?	8							

Q.no.	Module 6				Marks	
6.a	With the help of suitable examples, explain the following features of OpenMP.					
	a) s	ections	b) atomic	c) barrier	d) reduction	
			Ans	wer b or c		
b	(i)	Explain volume OpenMP.	with suitable examp	oles how critical	section can be implemented in	8
	(ii)	Explain wi	th suitable examples	s how multiple ta	isks can be executed concurrently	
c	Write an (OpenMP progr	ram to perform multi	iplication of two	matrices. Include the properties	8