

Time: Three Hours

Maximum: 70 Marks

Part A

Answer all the questions. Each question carries 2 marks.

- 1. Write the Symmetry property of Discrete Fourier Series.
- 2. Write the Linearity Property of DFT.
- 3. What are source nodes in signal flow graph?
- 4. Write the Hanning Window functions.
- 5. How is execution of Program done in the DSP Processor?

ad aff anaptization noise

 $(5 \times 2 = 10 \text{ marks})$

Answer any four questions. Each question carries 5 marks.

- 1. Find the N-point DFT for $x(n) = a^n$ for 0 < a < 1.
- 2. Explain overlap-save method with example.
- 3. Draw the cascade realization of:

$$H(z) = \frac{\left(1 - z^{-1}\right)^3}{\left(1 - \frac{1}{2}z^{-1}\right)\left(1 - \frac{1}{8}z^{-1}\right)}.$$

- 4. Explain round-off error for sign magnitude and two's Complement representation.
- 5. Convert the analog filter with system function $H(s) = \frac{s+0.1}{(s+0.1)^2+9}$ into digital IIR filter using

bilinear transformation. The digital filter should have a resonant frequency of $w_r = \frac{\pi}{4}$.

Explain 1st design iteration in FFT Processor.

 $(4 \times 5 = 20 \text{ marks})$

Part C

Answer all questions.

1. Explain radix-2 decimetric in frequency FFT algorithm.

01

2. Find the convolution of two finite duration sequences

$$x(n) = \begin{cases} 1, & -1 \le n \le +1 \\ 0, & \text{otherwise} \end{cases} \text{ and } h(n) = \begin{cases} 1, & -1 \le n \le 1 \\ 0, & \text{otherwise} \end{cases} \text{ using}$$

graphical method.

3. Realize the following IIR system function using cascade and parallel structures

$$H(z) = \frac{1}{(1+rz^{-1})^3}.$$

Or

- 4. Obtain an expression for the variance of the round-off quantization noise.
- 5. Explain Type—I frequency sampling method of designing FIR filter.

Or

6. Design a digital Chebyshev filter to meet the constraint.

$$0.8 \le \left| \mathbf{H} \left(e^{jw} \right) \right| \le 1, \qquad 0 \le w \le 0.2 \ \pi$$

$$\left| \mathbf{H} \left(e^{jw} \right) \right| \le 0.2, \qquad 0.6\pi \le w \le \pi$$

7. Explain the 3rd design iteration in FFT Processor with example.

Or

8. Draw the Block diagram of multi-bus architecture TMS Processor and explain the operation.

 $(4 \times 10 = 40 \text{ marks})$